I. Introduction
In recent years, the growing demand for portable electronic devices require low power building blocks that enable long lasting battery life of the system [1] . This has led to the development of low power digital circuits. D-latch is the basic circuit used for implementing many fundamental blocks whose performance strongly depends on the D-flip flop gate performance. This type of logic was first implemented using bipolar transistors [4] and extended for applications with MOS transistors. Conventional CMOS, however, has almost negligible static power dissipation but still the dynamic power dissipation during transition from one logic level to another has led to the development of a logic that reduced the dynamic power dissipation MOS Current-Mode Logic (MCML) is an alternative logic designing style that provides true differential operation, low noise level generation and noise immunity. While reduced voltage swing at the output helps to operate the circuit in very high frequencies with low noise generation. Ultra low-power logic circuits with the capability of operating at relatively high frequencies are very desirable in many modern applications such as portable equipment or implanted biomedical systems In addition to the benefits of low signal swing and fast switching speed, they also show a very low sensitivity to supply and substrate noise due to their differential topology. Low-power MCML circuits that can be applied to digital CMOS technologies ,MOS current mode logic (MCML) circuits with constant bias currents are intended for accurate high-speed mixed signal application. Compared to conventional CMOS logic. The constant supply currents, lower cross talk between the analog and the digital circuits of MCML improves the accuracy of mixed-mode systems D-latch acts as an integral part of various practical applications such as pre-scalars, frequency dividers, and sequential logic circuits. Spectre simulations where done in Cadence Analog Environment, The functionality of the proposed topology is verified through SPICE simulations by using 0.18 μm TSMC CMOS technology parameters. The MCML circuits is a completely differential architecture i.e., all signals with their complements is needed in this MCML logic. All the current flows through one of the two branches of pull down network, providing complementary output signals. Voltage at the output of branch if no tail current is reaches then the output is VDD and other branch with some voltage drop across the load circuit, then the voltage becomes VDDIssRL. The operation of MCML is performed in the current domain. The pull down network switches the constant current between two branches, and then the load converts the current to output voltage swings. MCML is does not provide a rail to rail output voltage swing due to its reduced swing. MCML circuits are faster than other logic families, because it uses NMOS transistors only.
II. MCML Circuits

MCML inverter:
MOS Current Mode Logic inverter/Buffer circuit is shown in figure 2 .the basic MCML inverter /Buffer logical operation is performed based on current domain and source coupled transistor (M1 andM2) is true differential pair. The transistor switches constant current Iss between two branches. The current is converted again to voltage at output through the load resistors (R L ). Then the output voltage swing Vout is I D R L shown in fig.2 . 
CONSTANT CURRENT SOURCE DESIGN:
The constant current sources are designed by using different current mirrors. So the constant current source is simply designed by using the single NMOS transistor shown in Fig.3(c) . The NMOS transistor should be in saturation region to flow constant current I D through drain of transistor.
The load resistor is modelled by using PMOS transistor and the PMOS transistors should be in triode region, then it act as a resistor shown in Fig.3(C) . 
TRI STATE BUFFER:
The tri state buffer has two inputs they are data input and control input. The tri state buffer is used to controls the input data to output side, so if control input is active then same input present at output and its act like a buffer. Tri state buffer controls with high and low control inputs shown in The clock signal is used to alternately enable and disable the two tri-state inverters (I1 and I3),so if the inverter is in normal mode and other tri state inverter is in high impedance mode. When the clock signal is active then the input is transferred to the output of tri state inverter and the clock is low then the output is preserved by back to back inverters.
The proposed D-Latch design using MOS Current Mode Logic(MCML) tri-state buffers, the D-latch design require two MCML tri-state buffers and MCML is a true differential logic that is signals and there complements needed. The D-latch design based on tri -state buffers is shown in Fig 6. the clock signal is used to enable buffers alternately. When the clock The current switching between the pairs takes place by the complementary signals of the clock. The sample pair works as a buffer. When it is activated by the clock signal, it keeps track of the input data and transforms it to the outputs. This is known as the sampling mode of the latch. 
Frequency divider using MCML D-Latches:
Frequency dividers are fundamental building blocks in a number of applications, such as frequency synthesis in mobile and satellite communication systems, clock generation, data recovery, synchronization and multiple-Gb/s optic fibre systems. In these applications, the frequency divider is often the speed-limiting block, thus a high speed is required. 
